University Lecturer & Systems Architect in hardware. Research is centred mainly on the design and implementation of a 5-stage Pipelined RISC-V processors on FPGA and silicon. Good knowledge in Verilog, C++, and Chisel, I try to bridge the gap between architectural theory and silicon-ready hardware. I am also interested in 3D synthesis and embedded systems.